

FIG. 1









FIG. 2



















FIG. 7A








FIG. 7B










B\_out

Metal/Via Layer

FIG. 9A

FIG. 9B






FIG. 10B




FIG. 10A




FIG. 11B







FIG. 12C





Basic Pattern w/Via Change (2 disconnects, 2 connects)

FIG. 12B












FIG. 17C

FIG. 18B

FIG. 18A






FIG. 18C

Metal 3, Via3

FIG. 19B

Metal 4





Metal 3, Via3, Metal 4




FIG. 19C





FIG. 20B

FIG. 20A

Metal 4, Via4, Metal 5



Metal 6 Metal 5, Via5 ETI LERIG

FIG. 21B

FIG. 21A

Metal 5, Via5, Metal 6




FIG. 21C




FIG. 22




FIG. 23






FIG. 24A

Out	Comment
드	Default
	Connect at any layer
0	Tied to GND at any layer
1	Tied to VDD at any layer

FIG. 24B









FIG. 27A

Comment	Default	Metal/Via Change
Out_2	ln_2	In_1
Toggle Out_1 Out_2	ı_nı	In_2
Toggle	0	1

FIG. 27B






FIG. 29




FIG. 30A

Out Outb Default Outb Out Metal/Via Change	Out 1	Out 2	Out 1 Out 2 Comment
Out	Out	Outb	Default
	Outb	Out	Metal/Via Change

FIG. 30B





FIG. 30C

Out_2 Comment	Default	Metal/Via Change
Out 2	Фþ	ზ
Out_1	O	Qb

FIG. 30D



Out 1 Out 2 Comment 0 1 Default 1 0 Metal/Via Change
--

FIG. 31B




FIG. 31C

Out 1 Out 2  weak '0' weak '1'  weak '1' weak '0'  in_1 in_2  in_2 in_1	Out 2 weak '1' weak '0' in 2	weak '0' weak '0' Metal/Via Change (In_1 & In_2 floating) in_1 in_2 Default (In_1 & In_2 driven) in_1 in_2 Default (In_1 & In_2 driven)
 	- - -	Metally de Chamge (m 1 & m 4 milyen)

FIG. 31D




FIG. 32A

Reg Q	00000××-
MCCEL2	0 + 0 + 0 +
MCCEL1	- + 0 0 + -
Reset	000774

FIG. 32B





FIG. 33A

Out2_1	2_1 (default) 2_1 + In2_2 + pull-down 2_1 2_1 + In2_2 + pull-up
1 MCCEL2 O	0 - 0 -
MCCEL	00

FIG. 33B



Assessment of the second of th	default)	uwop-lind		on-Ind	
ACCEL2 10 Pin	0 i/o_wire (c	1   1/o_wire +	0 i/o wire	1/0 wire+	
MCCEL1 MC	0	0	÷	-	

FIG. 34B




FIG. 35





FIG. 36A

2_21u0	0 (default) In2_1 1 In2_1
Out2_1	In2_1 (default) 0 In2_1
MCCELT	0 + 0
MMCEL1	0 7,4

FIG. 36B



Reset MCCEL1/Reg Q 0 0 0 1 0 0 1 1 1 1

FIG. 37B